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In this study, we proposed and demonstrated a self-rectifying property of silicon nitride (Si3N4)-based 
resistive random access memory (RRAM) device by employing p-type silicon (p-Si) as bottom 
electrode. The RRAM devices consisted of Al/Si3N4/p-Si are fabricated by a low-pressure chemical 
vapor deposition and exhibited an intrinsic diode property with non-linear current−voltage (I−V) 
behavior. In addition, compared to conventional metal/insulator/metal (MIM) structure of Al/Si3N4/Ti 
RRAM cells, operating current in whole bias regions for proposed metal/insulator/semiconductor 
(MIS) cells has been dramatically lowered because introduced p-Si bottom electrode efficiently 
suppresses the current in both low and high resistive states. As a result, the results mean that by 
employing p-Si as bottom electrode the Si3N4-based RRAM cells can be applied to selector-free 
RRAM cells. 
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I. INTRODUCTION 
Currently, many researchers have been tried to explore new memory concept, i.e., two terminal 
resistance change-based memories since the size of conventional capacitance-based nonvolatile 
memory (NVM) memory cells will be approaching their scaling limits [1,2]. Among various kinds of 
new memory concepts, resistive switching random access memory (RRAM) consisted of various metal 
oxides and metal nitrides have been proposed as one of the most promising candidates because of its 
simple metal/insulator/metal (MIM) structure, low-voltage and high-speed operation, and high density 
features [3,4]. Nevertheless, some issues in respect of reliability should be solved to be realized as new 
NVMs in terms of unit-cell and array-cell levels. First, in unit cell, a current level for SET and RESET 
operations should be lowered below sub-micro ampere to reduce a power consumption and improve a 
device’s reliability such as endurance by optimizing an active layer and structures of RRAM devices 
[5]. That is, so as to reduce a variation of operating parameters, more reliable deposition method to get 
uniform resistive switching (RS) films, like atomic layer deposition (ALD) or chemical vapor 
deposition (CVD), should be employed on behalf of physical vapor deposition (PVD) since achieving 
uniform RS films is very difficult on whole wafer using conventional PVD method [6]. Moreover, in 
array, the disturbance (or crosstalk) induced at junctions between the neighboring cells should be 
controlled since the leakage path formed due to reversely biased cells [7]. In relevant work experience 
some kinds of selectors, for example, extrinsic diodes in unipolar mode cells or transistors combined 
with bipolar RS (BRS) cells, have been investigated to solve the issue [8,9], which is so called one 
diode–one resistor (1D1R) or one transistor–one resistor (1T1R). However, the 1D1R and 1T1R 
structures with the increased feature cell sizes in an array might be a shortcoming in terms of device’s 
integration as well as mass production. Therefore, in order to protect the stored data by leakage current 
during reading operation and increase the current read-margin, RRAM architectures having self-
selector function should be realized. 
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To capture BRS cells into array structure, in this work, we investigate RS behavior with current 
limiter of an Al/Si3N4/p-Si structures for the applications of RRAM using CVD method that can 
provide a reliable film quality of active layer, compared to conventional PVD method. In this structure, 
a Si3N4 layer carries out BRS behaviors while p-Si bottom electrode acts as bottom electrode as well as 
the selector (or current limiter) in the positive bias region. The electrical properties as well as read 
margin values were investigated. 
II. EXPERIMENTS AND DISCUSSION 
For fabricating the metal-insulator-silicon (MIS) sample preparation, (1 0 0)-oriented p-type silicon 
(p-Si) wafers were used as the starting substrates, which acts as bottom-electrode in this system. A 8-
nm-thick Si3N4 layer was subsequently deposited by low pressure CVD (LPCVD) at 750 
◦C by the 
reaction of dichlorosilane (SiCl2H2) and ammonia (NH3) gas. And then, cleaning process of the 
Si3N4/p-Si structure was performed using a standard sulfuric acid and hydro-peroxide mixture (SPM) 
for 10 min. The thicknesses of the Si3N4 stacks were confirmed to be 8-nm by spectroscopic 
ellipsometry and α-step as well. Then, the X-ray diffraction (XRD) for the Si3N4 films to reveal its 
structural properties was measured. Figure 1(c) exhibits that the Si3N4 films have a face-centered cubic 
crystal Structure, where a marked diffraction peak observed at 36.5o, 42.2o and 53.6o originates 220-, 
311- and 400-planes, in the scanned range of 30o-60o. To confirm the roughness of Si3N4 films, the 
surface morphology of the Si3N4 films was also observed using atomic force microscopy (AFM), as 
shown in Fig. 1(d). The AFM micrograph shows that the Si3N4 films were uniformly deposited with an 
root-mean-square (RMS) surface roughness of ~4 nm over a 500ⅹ500 nm2 area. After drying in a 
nitrogen gas, we continually deposited a 100 nm thick top Al electrode with a 100 µm diameter by 
using a sputtering system and a bottom indium (In) contact was made on the substrate to make an 
Ohmic contact. Figure 1(a) shows the finished structures of proposed Al/Si3N4/p-Si cells. In addition, 
in order to compare the MIS based RRAMs with the MIM based RRAMs, we additionally fabricated 
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Al/Si3N4/Ti structures, as shown in Fig. 1(b). The electrical properties of the RRAM samples were 
measured using a Keithley 4200 semiconductor parameter analyzer.  
First, to study the BRS properties of the Al/Si3N4/p-Si (MIS) and Al/Si3N4/Ti (MIM) RRAM cells, the 
dc current−voltage (I−V) characteristics of them were investigated at room temperature. In the 
Al/Si3N4/Ti RRAM cells, at virgin state (i.e. HRS) we performed the forming process in positive bias 
region and it was observed at +7 V. Then, the BRS is achieved by sweeping dc I−V in the following 
sequence: 0 V → −1 V → 0 V → +1 V → 0 V, as shown in Fig. 2(a). A SET process from the HRS to 
the LRS is performed at around +0.7 V with a compliance current (CC) of 100 mA. For example, the 
RRAM cell can be switched from the HRS to the LRS. Subsequently, the current of the cell gradually 
drops at about around −0.7 V by sweeping the bias voltage in the negative voltage region, indicating 
that the state is switched back from the LRS to HRS. On the other hand, the MIS samples also play 
BRS behavior in the dc I−V curve in the following sequence: 0 V → −15 V → 0 V → +15 V → 0 V, as 
shown in Fig. 2(b). As a result, when compared with the MIM sample, in the negative bias region, 
current at the LRS lowered from ~30 mA (or 3.82 MA/m2) at 0.2 V to13 μA (or 1.65 kA/m2) at 1 V, 
and the current at the HRS decreased from ~8 mA (or 1.01 MA/m2) to ~30 pA (or 3.82 mA/m2), at 1 V, 
respectively. Therefore, compared to the current ratio (CR) between the HRS and the LRS of two 
samples, the increased CR of <106 was observed in the MIS structure, as shown in Figs. 1(a) and (b). 
That might be due to current suppression effect by using p-Si bottom electrode. In addition, the current 
is limited under whole positive bias region and we have also achieved non-linear I−V curve, leading to 
asymmetric I–V curve. Especially, during the voltage sweep in positive bias to RESET the device, any 
RS behavior could not be happened, which shows that the proposed MIS structure plays an intrinsic 
rectifying property. It can suppress the positive bias current like the diode even if the conduction paths 
in the LRS is formed. In addition, compared to current level of two samples, we have observed similar 
current levels at the LRS while in this test the big difference was formed at the HRS, which might be 
explained that relatively more conducting filaments (CFs) in the active layer of the MIM samples than 
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that of the MIS samples were generated via the SET process. As a result, even after RESET process it 
might be possible to exist some CFs in the active layer and higher carrier transfer through them can be 
induced at the HRS, compared to the MIS samples. 
Then, so as to study a conducting mechanism for the MIS Si3N4-based memory cell, we have tried to 
replot the dc I−V curves using some models, such as space charge limited current (SCLC), Ohmic 
behavior, and Poole-Frenkel current (IP-F) equation, according to the related literatures [8-10]. From the 
result, it was found that the curves at the HRS and LRS were well matched with SCLC, as shown in 
Fig. 3. In this figure, we used a log-log scale in order to reveal the power law relation (I ∝ Vm), as can 
be seen in Fig. 3. In the negative voltage region, the slopes of the HRS and the LRS are about 1 in the 
low voltage region, which corresponds to the Ohm’s law (I∝~V1). And then, the currents of both the 
HRS and LRS follow the square dependence on the voltage, corresponding to the Child’s square law 
(I∝~V2). Finally, the current of the HRS increases very quickly at trap filled limit voltage (VTFL), 
corresponding to a steep increase with the increase of the voltage. The carrier transport behavior is well 
consistent with the modified SCLC mechanism incorporating the Poole-Frenkel effect [8]-[10]. 
Consequently, the result shows that the basic switching mechanism of Si3N4-based RRAM is closely 
related to the electron trapping and de-trapping processes in nitride-related electron traps or dangling 
bonds. For example, the current path can be formed within the Si3N4 films through the trap-to-trap 
hopping process of the electrons (SET process) if the majority of the electron traps are occupied. By 
contrast, if the majority of the electron traps are empty, the current path is broken down via the electron 
de-trapping process (RESET process).  
Finally, in order to suppress a read interference by the parasitic sneak current path in the CBA 
structures, we employed the MIS-based RRAM devices, consisted of the Al/Si3N4/p-Si structures. In 
the I-V curve characteristics, we observed its nonlinear selection behavior (at low voltage region in 
both biases) as well as Schottky diode property with current rectifying in positive bias region, as shown 
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in Fig. 2(b). Therefore, the intrinsic current limit behavior in the positive bias regions can suppress 
disturbance between adjacent elements under a positive bias during reading process. To further discuss 
the selector property of the proposed RRAM devices, we evaluated on the read margin voltage (ΔV) 
normalized to the pull-up voltage (Vpu) by making out the Kirchhoff equation, as shown in Fig. 4. As a 
result, the MIM Si3N4 RRAM makes an interference phenomena by sneaky leakage path over 2ⅹ2 
CBA, while the proposed MIS structure covers 17x17 arrays during read operating due to its current 
limit property in low voltage.  
III. CONCLUSION 
In summary, to integrate bipolar resistive switching (BRS) cells into array structures, we proposed 
Al/Si3N4/p-Si MIS structures for the applications of array RRAM and demonstrated a feasibility of 
self-rectifying resistive switching behavior in this cell. As a result, we observed an asymmetric I−V 
curve in positive and negative bias regions as well as non-linear property in I−V curve, while using 
MIS structures, the read margins abruptly increased from 4 to 300, compared to MIM structures. 
Therefore, this device can potentially simplify the fabrication process in high-density array applications. 
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Figure Captions. 
Fig. 1. Fabricated RRAM structures of (a) Al/Si3N4/Ti MIM and (b) proposed self-rectifying RRAM 
cells with Al/Si3N4/p-Si structures. (c) The XRD curves measured for the Si3N4 films in the scanned 
range of 30o−60o. (d) Typical AFM topography over a 1ⅹ1 µm2 area for the Si3N4 films. 
 
Fig. 2. I–V characteristics of (a) the Al/Si3N4/Ti structure and (b) the proposed Al/Si3N4/p-Si structure 
in linear scale.  
 
Fig. 3. Space charge limited conduction (SCLC) model with ln [bias voltage] vs. ln [current] for HRS 
and LRS. 
 
Fig. 4. Read margin ΔV/Vpu as a function of number of word lines in crossbar configurations.  
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Figure 1(c) 
 
 
 
 
Figure 1(d) 
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Figure 2(a) 
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